フォロー
Tim Baldauf
Tim Baldauf
Scientist, HTW Dresden
確認したメール アドレス: htw-dresden.de
タイトル
引用先
引用先
The RFET—A reconfigurable nanowire transistor and its application to novel electronic circuits and systems
T Mikolajick, A Heinzig, J Trommer, T Baldauf, WM Weber
Semiconductor Science and Technology 32 (4), 043001, 2017
1282017
Functionality-enhanced logic gate design enabled by symmetrical reconfigurable silicon nanowire transistors
J Trommer, A Heinzig, T Baldauf, S Slesazeck, T Mikolajick, WM Weber
IEEE Transactions on Nanotechnology 14 (4), 689-698, 2015
1182015
Enabling energy efficiency and polarity control in germanium nanowire transistors by individually gated nanojunctions
J Trommer, A Heinzig, U Muhle, M Loffler, A Winzer, PM Jordan, J Beister, ...
ACS nano 11 (2), 1704-1711, 2017
1072017
Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits
J Trommer, A Heinzig, T Baldauf, T Mikolajick, WM Weber, M Raitza, ...
2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 169-174, 2016
612016
Top-down technology for reconfigurable nanowire FETs with symmetric on-currents
M Simon, A Heinzig, J Trommer, T Baldauf, T Mikolajick, WM Weber
IEEE transactions on nanotechnology 16 (5), 812-819, 2017
452017
Integrated circuits having protruding source and drain regions and methods for forming integrated circuits
T Baldauf, T Herrmann, S Flachowsky, R Illgen
US Patent 8,912,606, 2014
382014
Tuning the tunneling probability by mechanical stress in Schottky barrier based reconfigurable nanowire transistors
T Baldauf, A Heinzig, J Trommer, T Mikolajick, WM Weber
Solid-state electronics 128, 148-154, 2017
352017
A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs
S Rai, A Rupani, D Walter, M Raitza, A Heinzig, T Baldauf, J Trommer, ...
2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 605-608, 2018
342018
A wired-AND transistor: Polarity controllable FET with multiple inputs
M Simon, J Trommer, B Liang, D Fischer, T Baldauf, MB Khan, A Heinzig, ...
2018 76th Device Research Conference (DRC), 1-2, 2018
322018
Stress-dependent performance optimization of reconfigurable silicon nanowire transistors
T Baldauf, A Heinzig, J Trommer, T Mikolajick, WM Weber
IEEE electron device letters 36 (10), 991-993, 2015
262015
Threshold voltage adjustment in a Fin transistor by corner implantation
T Baldauf, A Wei, T Herrmann, S Flachowsky, R Illgen
US Patent 8,580,643, 2013
202013
Bringing reconfigurable nanowire FETs to a logic circuits compatible process platform
M Simon, A Heinzig, J Trommer, T Baldauf, T Mikolajick, WM Weber
2016 IEEE Nanotechnology Materials and Devices Conference (NMDC), 1-3, 2016
192016
Stress Memorization Technique for n-MOSFETs: Where is the Stress Memorized?
S Flachowsky, R Illgen, T Herrmann, T Baldauf, A Wei, J Höntschel, W Klix, ...
Ultimate integration on Silicon-2010, 149-152, 2010
152010
Vertically integrated reconfigurable nanowire arrays
T Baldauf, A Heinzig, T Mikolajick, WM Weber
IEEE electron device letters 39 (8), 1242-1245, 2018
122018
Germanium nanowire reconfigurable transistor model for predictive technology evaluation
JN Quijada, T Baldauf, S Rai, A Heinzig, A Kumar, WM Weber, ...
IEEE transactions on nanotechnology 21, 728-736, 2022
112022
Scaling aspects of nanowire schottky junction based reconfigurable field effect transistors
T Baldauf, A Heinzig, T Mikolajick, WM Weber
2019 Joint International EUROSOI Workshop and International Conference on …, 2019
102019
Strain-engineering for improved tunneling in reconfigurable silicon nanowire transistors
T Baldauf, A Heinzig, T Mikolajick, WM Weber, J Trommer
2016 Joint International EUROSOI Workshop and International Conference on …, 2016
102016
Reconfigurable nanowire field effect transistor, a nanowire array and an integrated circuit thereof
T Baldauf, A Heinzig, WM Weber
US Patent 10,347,760, 2019
82019
Method of forming a semiconductor structure including a vertical nanowire
T Baldauf, S Flachowsky, T Hermann, R Illgen
US Patent 8,835,255, 2014
82014
Effect of independently sized gates on the delay of reconfigurable silicon nanowire transistor based circuits
J Trommer, S Slesazeck, WM Weber, A Heinzig, T Baldauf, T Mikolajick
EUROSOI-ULIS 2015: 2015 Joint International EUROSOI Workshop and …, 2015
62015
現在システムで処理を実行できません。しばらくしてからもう一度お試しください。
論文 1–20