フォロー
Hasitha Muthumala Waidyasooriya
Hasitha Muthumala Waidyasooriya
Associate Professor of Information Sciences, Tohoku University
確認したメール アドレス: tohoku.ac.jp
タイトル
引用先
引用先
OpenCL-based FPGA-platform for stencil computation and its optimization methodology
HM Waidyasooriya, Y Takei, S Tatsumi, M Hariyama
IEEE Transactions on Parallel and Distributed Systems 28 (5), 1390-1402, 2016
732016
Design of FPGA-based computing systems with OpenCL
HM Waidyasooriya, M Hariyama, K Uchiyama
Springer International Publishing, 2018
402018
Hardware-acceleration of short-read alignment based on the burrows-wheeler transform
HM Waidyasooriya, M Hariyama
IEEE Transactions on Parallel and Distributed Systems 27 (5), 1358-1372, 2015
322015
Multi-FPGA accelerator architecture for stencil computation exploiting spacial and temporal scalability
HM Waidyasooriya, M Hariyama
IEEE Access 7, 53188-53201, 2019
242019
FPGA implementation of heterogeneous multicore platform with SIMD/MIMD custom accelerators
HM Waidyasooriya, Y Takei, M Hariyama, M Kameyama
2012 IEEE International Symposium on Circuits and Systems (ISCAS), 1339-1342, 2012
162012
FPGA-based deep-pipelined architecture for FDTD acceleration using OpenCL
HM Waidyasooriya, M Hariyama
2016 IEEE/ACIS 15th International Conference on Computer and Information …, 2016
152016
OpenCL-based design of an FPGA accelerator for quantum annealing simulation
HM Waidyasooriya, M Hariyama, MJ Miyama, M Ohzeki
The Journal of Supercomputing 75 (8), 5019-5039, 2019
142019
Implementation of a custom hardware-accelerator for short-read mapping using Burrows-Wheeler alignment
HM Waidyasooriya, M Hariyama, M Kameyama
2013 35th Annual International Conference of the IEEE Engineering in …, 2013
142013
Architecture of an FPGA accelerator for molecular dynamics simulation using OpenCL
HM Waidyasooriya, M Hariyama, K Kasahara
2016 IEEE/ACIS 15th International Conference on Computer and Information …, 2016
132016
FPGA-accelerator for DNA sequence alignment based on an efficient data-dependent memory access scheme
HM Waidyasooriya, M Hariyama, M Kameyama
Highly-Efficient Accelerators and Reconfigurable Technologies, 127-30, 2014
122014
FPGA-oriented design of an FDTD accelerator based on overlapped tiling
Y Takei, HM Waidyasooriya, M Hariyama, M Kameyama
Proceedings of the International Conference on Parallel and Distributed …, 2015
112015
Memory allocation exploiting temporal locality for reducing data-transfer bottlenecks in heterogeneous multicore processors
HM Waidyasooriya, Y Ohbayashi, M Hariyama, M Kameyama
IEEE transactions on Circuits and Systems for Video Technology 21 (10), 1453 …, 2011
112011
A GPU-based quantum annealing simulator for fully-connected ising models utilizing spatial and temporal parallelism
HM Waidyasooriya, M Hariyama
IEEE Access 8, 67929-67939, 2020
92020
An FPGA Accelerator for Molecular Dynamics Simulation Using OpenCL.
HM Waidyasooriya, M Hariyama, K Kasahara
Int. J. Networked Distributed Comput. 5 (1), 52-61, 2017
92017
Implementation of a partially reconfigurable multi-context FPGA based on asynchronous architecture
HM Waidyasooriya, M Hariyama, M Kameyama
IEICE transactions on electronics 92 (4), 539-549, 2009
72009
Multi-context FPGA using fine-grained interconnection blocks and its CAD environment
HM Waidyasooriya, W Chong, M Hariyama, M Kameyama
IEICE transactions on electronics 91 (4), 517-525, 2008
72008
Highly-parallel FPGA accelerator for simulated quantum annealing
H Waidyasooriya, M Hariyama
IEEE Transactions on Emerging Topics in Computing, 2019
62019
OpenCL-based FPGA accelerator for 3D FDTD with periodic and absorbing boundary conditions
HM Waidyasooriya, T Endo, M Hariyama, Y Ohtera
International Journal of Reconfigurable Computing 2017, 2017
62017
FPGA architecture for 3-D FDTD acceleration using open CL
HM Waidyasooriya, M Hariyama, Y Ohtera
2016 Progress in Electromagnetic Research Symposium (PIERS), 4719-4719, 2016
62016
Architecture of an FPGA-oriented heterogeneous multi-core processor with SIMD-accelerator cores
HM Waidyasooriya, M Hariyama, M Kameyama
ERSA 2010: proceedings of the 2010 international conference on engineering …, 2010
62010
現在システムで処理を実行できません。しばらくしてからもう一度お試しください。
論文 1–20